chip design flaw